Performance Modeling of Reconfigurable Distributed Systems Based on the OpenSPARC FPGA Board and the SIRC Communication Framework
Date of Thesis
This thesis explores system performance for reconfigurable distributed systems and provides an analytical model for determining throughput of theoretical systems based on the OpenSPARC FPGA Board and the SIRC Communication Framework. This model was developed by studying a small set of variables that together determine a systemÂ¿s throughput. The importance of this model is in assisting system designers to make decisions as to whether or not to commit to designing a reconfigurable distributed system based on the estimated performance and hardware costs. Because custom hardware design and distributed system design are both time consuming and costly, it is important for designers to make decisions regarding system feasibility early in the development cycle. Based on experimental data the model presented in this paper shows a close fit with less than 10% experimental error on average. The model is limited to a certain range of problems, but it can still be used given those limitations and also provides a foundation for further development of modeling reconfigurable distributed systems.
Reconfigurable Computing, Distributed Computing, Performance Modeling, FPGA, Hardware Acceleration
Honors Thesis (Bucknell Access Only)
Bachelor of Science in Computer Engineering
Computer Science & Engineering
Thomas, Kevin, "Performance Modeling of Reconfigurable Distributed Systems Based on the OpenSPARC FPGA Board and the SIRC Communication Framework" (2013). Honors Theses. 158.